The paper presents a new mechanism for scan test scheduling in SOC (System On Chip) designs including isolated cores. Scan patterns instead of cores' test pattern sets are treated as scheduling objects and the channels' idle time during scan capture period can be utilized. Solution finding under this new mechanism is modelled as a bin packing under color constraint. Sequence pairs and simulated annealing algorithm are used to find the optimal scheduling solution. Experimental results obtained for several large industrial SOC designs show the feasibility of the proposed new mechanism.
Introduction
Cost-effective SOC testing is a hot topic these years and scan test scheduling is one of the most important research directions. Typically, TAM (Test Access Mechanism) and wrapper design schemes are tailored to achieve optimal test time, channel occupation, power dissipation, etc.
Integrated methods that combine test scheduling, TAM optimization and data compression can bring more reduction to test cost [1, 2] . Janicki also presented novel schemes for flexible EDT (Embedded Deterministic Test) channel bandwidth management in [3] and [4] , the utilization of input and output channels can be much improved. Normally, previous studies on test scheduling were only considering a test set indivisible. Although Janicki's methods for dynamic channel allocation increased the possibility of cores' parallel test, the patterns in every core's test set were not applied discontinuously. This paper presents a new scheduling mechanism which treats scan patterns as scheduling objects. The scan patterns from all test sets can be applied flexibly under certain constraints so that this mechanism can be adopted to make full use of the channels' idle time during scan capture period.
We assume that all cores in the SOC have their individual EDT logic and the isolation wrappers around the cores can ensure that there's no test coverage loss when the cores are tested separately.
Motivation and proposed mechanism
A typical scan pattern includes two procedures named load-unload and capture. One of the major differences between capture and load-unload is that there's no channel occupation requirement for scan capture. Normally, the scan capture frequency is limited by the lowest function clock frequency while the scan shift frequency can be much higher especially when some low-powershift solutions are adopted. Moreover, a "multi-capture" scheme [5] is usually used to make scan pattern skew-safe and more efficient. This causes an even longer capture procedure. Based on the analysis above, the proportion of scan capture in scan pattern is not insignificant. If the channels' idle time during every scan pattern's capture procedure can be utilized with a proper mechanism, the scheduling effects will be improved.
Previous related works treated the whole test set of one dedicate core as a scheduling object. To utilize the scan capture period, we need to change the scheduling objects to scan patterns and try to schedule the scan patterns from different test sets flexibly. The key of our test scheduling mechanism is that the channel occupation will be taken over by next proper pattern as soon as current scan pattern finishes load-unload. The capture of current pattern can be executed with the stimulus already loaded in. It's noteworthy that for one test set there should be only one scan pattern active during any time slot otherwise a wrong capture result may be got. The "active" denomination here means load-unload or capture. This restriction is specially set for our mechanism and since the patterns would not be scheduled, this restriction is naturally satisfied in previous related works.
Scan test scheduling algorithm
According to previous analysis, the problem we need solve is stated below.
For a SOC with M cores, all the scan patterns in M test sets are scheduled to achieve the shortest test time with N pairs of channel inputs and channel outputs. For the pattern P ij in scan pattern set S i , the channel occupation status can be represented by a pair (W ij , TL ij ), where W ij stands for the pattern's channel requirement and TL ij stands for the corresponding load-unload time. Since the load-unload time is the same for all the scan patterns in a dedicate scan pattern set, we can use a simplified pair (W ij , TL i ). Moreover, after pattern P ij is scheduled, waiting time TL i + TC ij is needed for the scan patterns in S i to be valid scheduling candidates. TC ij stands for the capture time of P ij . Both the TL i and TC ij can be easily calculated and the W ij can be deduced with the method introduced in [3] .
Normally problems in this category can be transformed into the wellknown two-dimensional bin packing problems [6] . However, our case is more complicated because of the additional restriction mentioned in the previous paragraph. We can model our case as a bin packing under color constraint: the SOC is represented by a bin with width N and M groups of rectangles. Each group of rectangles is marked with a different color. For each rectangle, besides width W and height TL, an additional parameter TC is also needed to describe the special constraint. The objective is to pack all the rectangles in the bin and make a minimized height under certain restriction: The vertical interval between any two same-color rectangles should be no less than the TC of the lower one. The lower one here stands for the pattern which is scheduled earlier and this certain restriction will ensure the capture procedure to be finished as expected. Take the rectangle packing in Fig. 1 for example, P 21 and P 22 are in the same color and the vertical interval between them should be no less than TC 22 . It is noteworthy that these intervals can be utilized by the proper rectangles of different color.
Although many solutions can be adopted for scan test scheduling, we choose the sequence pair structure [7] and SA (simulated annealing) [8] algorithm to find a best scheduling solution with our new mechanism. Given a rectangle placement, the corresponding sequence-pair can be obtained by gridding [7] . Obviously, rectangles' adjustments can be implemented by updating sequence pair.
Simulated annealing is a well-known optimization algorithm. It begins with an initial solution and a neighboring solution is created by perturbing the current solution. If the cost of the neighboring solution is less than that of the current solution, the neighboring solution is accepted, or it's accepted with some probability. The probability of accepting an inferior solution can be defined as p < e −ΔC/T , where T is current temperature and ΔC is the cost change between the neighboring solution and the current solution.
According to our case, the SA algorithm description is shown below. Objective: Find an optimal solution which makes SOC test time minimum.
Parameters: 1) S init : Initial solution, which can be obtained by setting the sequence pair (Γ + , Γ − ) at random under the constraints of channel bandwidth and TC; 2) S cur : Current scheduling solution; 3) S neigh : Neighboring scheduling solution; 4) T init : Initial temperature; 5) T: Current temperature; 6) N iteration : The number of iterations at every temperature; 7) C: Test time function, which can be defined equal to the overall height of the bin packing solution. C should take TC (time for capture) constraint into account or a wrong solution may be finally got; 8) p: A random selected value between 0 and 1; 9) k: Temperature reduction multiplier for convergence; 10) T term : Terminative temperature for ending procedure. Procedure:
1. Construct an initial scheduling solution S init ; 2. Set S cur = S init ; 3. Set T = T init ; 4. While T > T term do begin 5. For i = 1 to N iteration do begin 6. Generate a neighboring scheduling solution S neigh ; 7. Calculate the change in the test time function ΔC = C(S neigh ) − C(S cur ); 8. If ΔC 0 then S cur = S neigh ; 9. Else begin 10. p = random(0, 1); 11. If p < e −ΔC/T then S cur = S neigh ; 12. end 13. end 14. Update new temperature T = k * T; 15. end In step 6 of the above procedure, the neighboring scheduling solution can be defined by two types of movements on the sequence pairs: M1: exchange the names of two rectangles in the first sequence Γ + M2: exchange the names of two rectangles in both the first sequence Γ + and the second sequence Γ − During the process of optimization, the probabilities of M1 and M2 are both set to 0.5. If a move results in a packing which does not satisfy the channel bandwidth constraint, then it will be regarded invalid and should be replaced by a new one.
It's noteworthy that T init , N iteration , k and T term in this algorithm can be adjusted to make a user-preferred balance between the run time limitation and the accuracy of the results.
Experimental results
Experiments were performed on several industrial designs to evaluate the proposed mechanism. The final results reported in this section are based on following parameter values.
T init = 5000; T term = 0.001; N iteration = 500 * total pattern number; k = 0.99.
In these experiments, the shift frequency is 100 MHz and the capture frequency is 10 MHz. The results in Table I . show that the scheduling solution with our new mechanism can reduce the test application time obviously compared with [9] . 
Conclusion
We have presented a new mechanism for scan test scheduling to improve the utilization of test channels. Unlike previous researches, scan patterns are treated as scheduling objects so that test channels' idle time during scan capture period can be utilized as much as possible. The experimental results confirm the feasibility of the proposed mechanism and its ability to improve the efficiency of test scheduling.
